資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/11660
|
題名: | Low Test-Application Time Method for EEPLA testing |
作者: | Wei, Kai-Cheng;Liu, B. D.;Tang, J. J. |
貢獻者: | 資訊工程系 |
日期: | 1997-01
|
上傳時間: | 2012-06-18T02:34:29Z
|
出版者: | Institute of Electrical Engineers |
摘要: | An efficient method for EEPLA testing is presented. In this method the authors propose an interleave programming algorithm for the EEPLA to enhance the controllability of the OR plane and the observability of the AND plane during the testing of EEPLA. The salient features of this method are: (i) low overhead, (ii) high fault coverage, (iii) simple test set, and (iv) low test-application time. Using this method, all multiple stuck-at faults, multiple crosspoint faults and all multiple bridging faults can be detected. |
關聯: | EE Proc. Computer and Digital Techniques, 144(1): 39-42 |
顯示於類別: | [資訊工程學系] 期刊論文
|
文件中的檔案:
檔案 |
大小 | 格式 | 瀏覽次數 |
index.html | 0Kb | HTML | 602 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|