English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6498/11670
Visitors : 25693885      Online Users : 112
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/11664

Title: 低功率高速可規劃邏輯陣列運用電荷回收
Authors: 蕭荃泰;魏凱城
Contributors: 資訊工程系
Date: 2009-06
Issue Date: 2012-06-18T02:34:53Z
Publisher: 大同大學資訊工程學系
Relation: 2009資訊科技與應用產學研討會, 大同大學資訊工程學系, 台灣, 2009年6月26日
Appears in Collections:[資訊工程學系] 會議論文

Files in This Item:

There are no files associated with this item.

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback