National Changhua University of Education Institutional Repository : Item 987654321/14027
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30356031      在线人数 : 400
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/14027

题名: A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm
作者: Wu, Tsung-Yi;Chen, Kuang-Yao;Huang, Shi-Yi;Li, Tai-Lun;Lin, How-Rern
贡献者: 電子工程學系
关键词: Full search block matching algorithm;2-D systolic PE array;Motion estimation
日期: 2009-05
上传时间: 2012-09-10T02:55:57Z
出版者: Institute of Electrical and Electronics Engineers
摘要: A conventional 2-dimensional (2-D) systolic processing element (PE) array of a chip used for implementing Full Search Block Matching Algorithm (FSBMA) needs a large number of input pads to read sequence image data from SRAM chips. In our work, we embed SRAMs in the FSBMA chip and the PEs read the sequence image data from the embedded SRAMs quickly and directly. Three embedded SRAM arrays are used to store a current frame, a reference frame, and a prefetch frame. Our chip only needs 8 input pads to read off-chip image data. Experimental results show that our proposed chip can process 704 frames per second for the CIF format. By extending the SRAM arrays, our proposed chip can process 34 frames per second for the HDTV resolution.
關聯: The 13th IEEE International Symposium on Consumer Electronics, ISCE 2009, Kyoto, May 25-28, 2009: 619-621
显示于类别:[電子工程學系] 會議論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML691检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈