Please use this identifier to cite or link to this item:
|Title: ||A Multiplier Based on the Algorithm of Chinese Abacus|
|Authors: ||Lin, C.-H.;Yi, S.-C.;Chen, J.-J.|
|Keywords: ||Braun Array Multiplier|
Chinese Abacus Multiplier
|Issue Date: ||2010-11-12T07:21:50Z
|Abstract: ||A 4x4 and 8x8 bit multiplier is demonstrated based on the Chinese abacus. As comparing the simulation result of this work with the speed of the 4x4 and 8x8 bits Braun array multiplier, the delays of the 8-bit abacus
multiplier are 14% and 7.5% less than that of Braun array multiplier with 0.35μm and 0.18μm technologies, respectively. Meanwhile, the power consumption of the 8-bit abacus multiplier is, respectively, less about 11.9% and 22.3% also.
|Relation: ||WSEAS Transactions on Electronics, 6(1), 2009:11-22|
|Appears in Collections:||[積體電路設計研究所] 期刊論文|
Files in This Item:
All items in NCUEIR are protected by copyright, with all rights reserved.