資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/19104
|
| 題名: | Peak-power Reduction for Multiple-scan Circuits During Test Application |
| 作者: | Lee, Kuen-Jong;Huang, Tsung-Chu;Chen, Jih-Jeen |
| 貢獻者: | 電子工程學系 |
| 日期: | 2000
|
| 上傳時間: | 2014-10-27T08:08:05Z
|
| 摘要: | This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50% when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76% of peak-power reduction can be achieved. |
| 關聯: | Proceedings of the 9th Asian Test Symposium (ATS 2000), : 453-458 |
| 顯示於類別: | [電子工程學系] 會議論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | 0Kb | HTML | 550 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|
