National Changhua University of Education Institutional Repository : Item 987654321/19112

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 30201222 Online Users : 377

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Proceedings > Item 987654321/19112

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/19112

Title:	Congruence Synchronous Mirror Delay
Authors:	Huang, Tsung-Chu;Chang, Gau-Bin;Li, Ling
Contributors:	電子工程學系
Date:	2007-05
Issue Date:	2014-10-27T08:08:12Z
Publisher:	IEEE
Abstract:	Digital synchronous mirror delaylines can lock in only two cycles and make burst and sleep modes feasible for high-speed and low-power applications. Conventional digital synchronous mirror delay usually spends at least one delay line with a length comparable to the resolution. The area overhead becomes an issue in multiple-module circuits. The objective of this paper is thus to reduce the area overhead by folding the delayline. Simple corollaries from the congruence theorem are derived for function proves. Experimental results show that the proposed design can save more than 75% of area overhead for fixed skew compensation of hundreds of stages under acceptable phase errors.
Relation:	IEEE International Symposium on Circuits and Systems (ISCAS 2007), : 2184-2187
Appears in Collections:	[eedept] Proceedings

Files in This Item:

File	Size	Format
index.html	0Kb	HTML	528	View/Open