National Changhua University of Education Institutional Repository : Item 987654321/19112
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6507/11669
造访人次 : 30205424      在线人数 : 475
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/19112

题名: Congruence Synchronous Mirror Delay
作者: Huang, Tsung-Chu;Chang, Gau-Bin;Li, Ling
贡献者: 電子工程學系
日期: 2007-05
上传时间: 2014-10-27T08:08:12Z
出版者: IEEE
摘要: Digital synchronous mirror delaylines can lock in only two cycles and make burst and sleep modes feasible for high-speed and low-power applications. Conventional digital synchronous mirror delay usually spends at least one delay line with a length comparable to the resolution. The area overhead becomes an issue in multiple-module circuits. The objective of this paper is thus to reduce the area overhead by folding the delayline. Simple corollaries from the congruence theorem are derived for function proves. Experimental results show that the proposed design can save more than 75% of area overhead for fixed skew compensation of hundreds of stages under acceptable phase errors.
關聯: IEEE International Symposium on Circuits and Systems (ISCAS 2007), : 2184-2187
显示于类别:[電子工程學系] 會議論文

文件中的档案:

档案 大小格式浏览次数
index.html0KbHTML528检视/开启


在NCUEIR中所有的数据项都受到原著作权保护.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈