National Changhua University of Education Institutional Repository : Item 987654321/11658

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 30084706 Online Users : 874

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > Department and Graduate Institute of Computer Science and Information Engineering > Periodical Articles > Item 987654321/11658

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/11658

Title:	Low Overhead Design for Programmable Logic Array with Testability
Authors:	Wei, Kai-Cheng;Sheu, J. J.;Liu, B. D.
Contributors:	資訊工程系
Date:	1994
Issue Date:	2012-06-18T02:34:14Z
Publisher:	Taylor
Abstract:	A new design to reduce the overhead required for a fully testable PLA is proposed. This design rearranges and groups the product lines into partitions. Then, one extra output line per partition is added to make the whole PLA testable. The silicon area overhead required by this design is significantly less than those of previous methods.
Relation:	Int. J. Electronics, 77(2): 241-250
Appears in Collections:	[Department and Graduate Institute of Computer Science and Information Engineering] Periodical Articles

Files in This Item:

File	Size	Format
2050400610002.pdf	5Kb	Adobe PDF	451	View/Open