English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6498/11670
Visitors : 25703031      Online Users : 89
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Adv. Search

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/14027

Title: A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm
Authors: Wu, Tsung-Yi;Chen, Kuang-Yao;Huang, Shi-Yi;Li, Tai-Lun;Lin, How-Rern
Contributors: 電子工程學系
Keywords: Full search block matching algorithm;2-D systolic PE array;Motion estimation
Date: 2009-05
Issue Date: 2012-09-10T02:55:57Z
Publisher: Institute of Electrical and Electronics Engineers
Abstract: A conventional 2-dimensional (2-D) systolic processing element (PE) array of a chip used for implementing Full Search Block Matching Algorithm (FSBMA) needs a large number of input pads to read sequence image data from SRAM chips. In our work, we embed SRAMs in the FSBMA chip and the PEs read the sequence image data from the embedded SRAMs quickly and directly. Three embedded SRAM arrays are used to store a current frame, a reference frame, and a prefetch frame. Our chip only needs 8 input pads to read off-chip image data. Experimental results show that our proposed chip can process 704 frames per second for the CIF format. By extending the SRAM arrays, our proposed chip can process 34 frames per second for the HDTV resolution.
Relation: The 13th IEEE International Symposium on Consumer Electronics, ISCE 2009, Kyoto, May 25-28, 2009: 619-621
Appears in Collections:[電子工程學系] 會議論文

Files in This Item:

File SizeFormat

All items in NCUEIR are protected by copyright, with all rights reserved.


DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback