資料載入中.....
|
請使用永久網址來引用或連結此文件:
http://ir.ncue.edu.tw/ir/handle/987654321/14027
|
題名: | A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm |
作者: | Wu, Tsung-Yi;Chen, Kuang-Yao;Huang, Shi-Yi;Li, Tai-Lun;Lin, How-Rern |
貢獻者: | 電子工程學系 |
關鍵詞: | Full search block matching algorithm;2-D systolic PE array;Motion estimation |
日期: | 2009-05
|
上傳時間: | 2012-09-10T02:55:57Z
|
出版者: | Institute of Electrical and Electronics Engineers |
摘要: | A conventional 2-dimensional (2-D) systolic processing element (PE) array of a chip used for implementing Full Search Block Matching Algorithm (FSBMA) needs a large number of input pads to read sequence image data from SRAM chips. In our work, we embed SRAMs in the FSBMA chip and the PEs read the sequence image data from the embedded SRAMs quickly and directly. Three embedded SRAM arrays are used to store a current frame, a reference frame, and a prefetch frame. Our chip only needs 8 input pads to read off-chip image data. Experimental results show that our proposed chip can process 704 frames per second for the CIF format. By extending the SRAM arrays, our proposed chip can process 34 frames per second for the HDTV resolution. |
關聯: | The 13th IEEE International Symposium on Consumer Electronics, ISCE 2009, Kyoto, May 25-28, 2009: 619-621 |
顯示於類別: | [電子工程學系] 會議論文
|
文件中的檔案:
檔案 |
大小 | 格式 | 瀏覽次數 |
index.html | 0Kb | HTML | 668 | 檢視/開啟 |
|
在NCUEIR中所有的資料項目都受到原著作權保護.
|