National Changhua University of Education Institutional Repository : Item 987654321/16444
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 6507/11669
造訪人次 : 30406475      線上人數 : 506
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 進階搜尋

請使用永久網址來引用或連結此文件: http://ir.ncue.edu.tw/ir/handle/987654321/16444

題名: Hardware Implementation of a High-Speed (32, 24, 4) RS Decoder
作者: Chen, Tung-Chou;Tasi, Ming-Hsi
貢獻者: 電子工程學系
關鍵詞: Reed-Solomon codes;Step-by-step;Decoder;FPGA;High-speed
日期: 2007-12
上傳時間: 2013-05-06T03:50:24Z
出版者: 中華大學工學院
摘要: Reed-Solomon (RS) code is one of the most frequently employed forward-error-correcting (FEC) codes in digital transmission and storage systems. A well-known decoding method, the step-by-step algorithm, can decode the RS code in a symbol-by-symbol manner with low latency delay. This method can directly determine whether the received code symbol is erroneous or not and immediately find the corresponding error value without requiring of finding the error location polynomial. Based on a modified step-by-step RS decoding algorithm, a high-speed pipelined (32, 24, 4) RS decoder is implemented for Gbits/sec data transmission.
關聯: Chung Hua Journal of Science and Engineering, 5(4): 21-27
顯示於類別:[電子工程學系] 期刊論文

文件中的檔案:

檔案 大小格式瀏覽次數
index.html0KbHTML583檢視/開啟


在NCUEIR中所有的資料項目都受到原著作權保護.

 

DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋