National Changhua University of Education Institutional Repository : Item 987654321/1733
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 6491/11663
造访人次 : 24894039      在线人数 : 66
RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 进阶搜寻


题名: A Low-Power Direct Digital Frequency Synthesiser
作者: Yi, S.-C.;Chen, J.-J.;Lin, C.-H.;Lee, K.-T.
贡献者: 積體電路設計研究所
关键词: Direct Digital Frequency Synthesiser (DDFS)
Frequency Synthesiser
Lookup Table ROM
Digital Circuit Design
日期: 2008-01
上传时间: 2010-11-12T07:20:28Z
摘要: We present a low-power sine-output Direct Digital Frequency Synthesizer (DDFS) realized in 0.18 μm CMOS that achieves 60 dBc spectral purity from DC to the Nyquist frequency. No ROM or multipliers are used, but an external DAC is required if an analog output is desired. Power consumption is 10 mW for a 100 MHz clock, which is significantly less than figures reported previously. System complexity is greatly reduced by using an efficient linear interpolation scheme to approximate a sinusoid function. This has resulted in silicon area utilization of 0.011
mm2. The design would be suitable as an IP core in a low power digital RF transceiver ASIC.
關聯: International Journal of Electronics, 95(6), 2008:593-599(DOI: 10.1080/00207210802155776
显示于类别:[積體電路設計研究所] 期刊論文


档案 大小格式浏览次数



DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈