National Changhua University of Education Institutional Repository : Item 987654321/10345

English | 正體中文 | 简体中文 | Items with full text/Total items : 6507/11669
Visitors : 30416753 Online Users : 310

RC Version 3.2 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.

Scope Adv. Search

Login ‧ Upload ‧ Help ‧ About ‧ Administer

NCUEIR > College of Engineering > eedept > Periodical Articles > Item 987654321/10345

Please use this identifier to cite or link to this item: http://ir.ncue.edu.tw/ir/handle/987654321/10345

Title:	A Superscalar Micro-architecture Supporting Aggressive Instruction Scheduling
Authors:	Chang, Meng-chou;Lai, Feipei
Contributors:	電子工程學系
Keywords:	Superscalar processor;Instruction scheduling;Boosting;Shadow register file
Date:	1994-03
Issue Date:	2012-05-22T06:45:03Z
Publisher:	中國工程師學會
Abstract:	A new micro‐architecture, called IAS‐S, has been found to support boosting efficiently. The new system employs a semantic register and a boosting boundary register to eliminate the dependencies caused by conditional branches. In IAS‐S, there is no dedicated shadow register file. Multilevel boosting is supported without multiple copies of register files. Using a semantic register makes it possible to regard any general‐purpose register in IAS‐S as a sequential register or as a shadow register. Thus, idle registers can be used to help reduce spill code or to relieve storage conflicts. This is a distinct advantage over the dedicated shadow register file scheme, in which idle shadow registers cannot be used for such purposes. Furthermore, the IAS‐S micro‐architecture employs multi‐way jump in conjunction with boosting to reduce the time delays due to frequent control transfers.
Relation:	Journal of the Chinese Institute of Engineers, 17(2): 151-167
Appears in Collections:	[eedept] Periodical Articles

Files in This Item:

File	Size	Format
2050301110001.pdf	13Kb	Adobe PDF	499	View/Open